1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
{\rtf1\ansi\ansicpg1252\cocoartf949\cocoasubrtf540
{\fonttbl\f0\fswiss\fcharset0 Helvetica;}
{\colortbl;\red255\green255\blue255;}
\paperw11900\paperh16840\margl1440\margr1440\vieww9000\viewh8400\viewkind0
\pard\tx566\tx1133\tx1700\tx2267\tx2834\tx3401\tx3968\tx4535\tx5102\tx5669\tx6236\tx6803\ql\qnatural\pardirnatural
\f0\b\fs24 \cf0 Display:\
\b0 60 divisions (1 for each second)\
Each division has 5 segments (300 segments per revolution)\
\
Suppose the clock spins at 3000 RPM\
50 revolutions per second\
20,000 microseconds per revolution\
15,000 segments per second\
66.666666666667 microseconds per segment\
0.018 degrees per microsecond\
1066.66666666666667 CPU clock cycles per segment\
}
|